Driving Early Physical Synthesis Exploration through End-of-Flow Total Power Prediction

Yi-Chen Lu
yclu@gatech.edu
Georgia Institute of Technology
Atlanta, Georgia, USA

Wei-Ting Chan
wechan@synopsys.com
Synopsys
Hillsboro, Oregon, USA

Vishal Khandelwal
vishalk@synopsys.com
Synopsys
Hillsboro, Oregon, USA

Sung Kyu Lim
limsk@ece.gatech.edu
Georgia Institute of Technology
Atlanta, Georgia, USA

ABSTRACT
Leading-edge designs on advanced nodes are pushing physical design (PD) flow runtime into several weeks. Stringent time-to-market constraint necessitates efficient power, performance, and area (PPA) exploration by developing accurate models to evaluate netlist quality in early design stages. In this work, we propose PD-LSTM, a framework that leverages graph neural networks (GNNs) and long short-term memory (LSTM) networks to perform end-of-flow power predictions in early PD stages. Experimental results on two commercial CPU designs and five OpenCore netlists demonstrate that PD-LSTM achieves high-fidelity total power prediction results within 4% normalized root-mean-squared error (NRMSE) on unseen netlists and a correlation coefficient score as high as 0.98.

CCS CONCEPTS
- Hardware → Physical design (EDA): Methodologies for EDA.

KEYWORDS
power prediction, flow-based modeling, design space exploration

1 INTRODUCTION
Modern low-power physical design (PD) implementation flows require designers to perform design space exploration (DSE) in search of the tool configurations (i.e., input parameters of each design stage) that lead to desired end-of-flow power targets [11]. However, with the ever-increasing design complexity driven by Moore’s Law, leading-edge industrial designs in advanced technology nodes are pushing PD full-flow runtime into several weeks, which prohibits designers from performing effective power, performance, and area (PPA) exploration. Therefore, a methodology that performs accurate end-of-flow PPA predictions in early design stages is urgently needed, which allows designers to perform efficient DSE by terminating the runs that are doomed to fail early [5].

Recently, the authors of [9] have attempted to tackle the PD doomed run prediction problem by predicting end-of-flow design total negative slack (TNS). However, the literature only focuses on building a prediction model to capture the effect of sweeping target frequency and utilization rate (i.e., two parameters) that are set at the beginning of a flow, where all the other tool parameters are fixed. This makes previous work [9] impractical because modern PD implementation tools such as Cadence Innovus and Synopsys IC Compiler II (ICC2) offer hundreds of tool parameters throughout the PD flow for designers to explore.

To overcome the above issue and truly build a doomed run prediction framework that will benefit PD engineers, in this paper, we specifically focus on the aspect of power and develop an end-to-end learning-based model named PD-LSTM using graph neural networks (GNNs) and long short-term memory (LSTM) networks [3]. Our framework predicts end-of-flow total power consumption in early design stages by sequentially encoding the input parameters specified for each intermediate PD stage. The goal of this work is to develop an early-stage power prediction framework that outputs an end-of-flow total power prediction accurately at each intermediate PD stage by incorporating DSE through sequential modeling.

Figure 1 demonstrates a high-level view of the proposed modeling approach based on a reference commercial PD tool Synopsys ICC2. As shown in the figure, unlike previous work [9] assuming...
the underlying implementation is fixed, in this work, we accept the fact that designers may explore various parameters at each intermediate PD stage. Note that due to the space limit, Figure 1 does not show all intermediate PD stages that we select for modeling. In this work, we select 8 design stages offered publicly by ICC2 to perform sequential modeling using GNNS and LSTM.

At each modeling stage, our framework PD-LSTM will strive to directly predict the end-of-flow total power value by leveraging all the information obtained up to the current stage along with the tool parameters that designers plan to explore in the future stages (i.e., a look-ahead mechanism). With the proposed framework, we envision designers to easily perform the following two operations that are not imaginable before: (1) on-the-fly changing input parameters of future PD stages, which enables a more efficient PPA exploration, and (2) performing early termination on the implementations that are doomed to miss the power targets.

Ideally, we only want to perform the end-of-flow prediction as early as possible in the PD flow. However, there is an accuracy and runtime trade-off between a machine learning (ML) model’s prediction and its input features collection. With more features collected from late stages, ML models are expected to make better predictions in terms of fidelity and correlation. In this work, we properly balance this trade-off with sequential modeling techniques by iteratively predicting power at each modeling stage. Note that although at each PD stage, the commercial tool will originally output a power prediction of the underlying design, this estimation from the tool is not accurate. In the experiments, we demonstrate that the proposed framework, PD-LSTM, consistently outperforms commercial tool’s early stage power estimations and is generalizable to unseen netlists that are not utilized during the training process.

2 RELATED WORKS OF ML FOR DSE

Novel DSE methods of modern electronic design automation (EDA) flows mainly focus on devising ML-based techniques that address the PPA exploration of a single PD stage [4]. Starting from the placement stage, previous work [1] develops a placement prediction model that takes placement parameters as inputs and output design quality predictions. At the clock tree synthesis (CTS) stage, previous works [6, 8] develop ML models to predict and optimize CTS outcomes under different CTS constraints and targets. As for the routing stage, the authors of [7, 13] develop learning-based techniques to estimate the routability and design rule violations (DRVs). Engineering Change Order (ECO) is a key feature provided by modern PD tools. Previous work [12] presents a gradient-boosted tree model to predict the path-based timing analysis (PBA) results using the context of global-based analysis (GBA). The main idea behind these works is to improve chip design productivity through data-driven modeling approaches. However, all these previous works only focus on the PPA estimation of a single PD stage. To truly improve DSE of a full PD flow, a framework that performs end-of-flow PPA predictions at early design stages is needed.

3 OVERVIEW: PD FLOW MODELING

It has been widely acknowledged that GNNS are powerful ML models that encode graph knowledge into meaningful representations. Since VLSI netlists can be naturally represented as hypergraphs, in this work, we leverage GNNS to distill netlist information at each intermediate PD stage. Given that a netlist under a PD implementation is dynamically changing from stage to stage due to buffer insertion or removal, logic restructuring, fanout re-design etc., the goal of applying GNNS in this work is to encode these netlist updates effectively, where the encoded information is further taken as the input of the LSTM framework to perform power estimation.

Figure 2 presents a high-level overview of our PD-LSTM framework. The key idea behind is to model the PD flow as a sequential process, and perform on-the-fly end-of-flow total power estimation at each targeted modeling stage. Intuitively, with the proposed framework, designers can perform early termination of an implementation without waiting several weeks to obtain the end-of-flow power results. Furthermore, to enable a more fine-grained DSE for better PPA exploration, we train the proposed framework to incorporate the tool parameters specified by designers. That is, parameter configurations are taken as the inputs of the framework. Unlike previous work [9] which assumes the underlying parameters are fixed, in this work, the proposed framework accepts on-the-fly tuning of the input parameters at each intermediate PD stages.
Numerous parameters are offered by ICC2 for PPA exploration. In this work, we select 19 parameters by design expertise to perform PD flow modeling which are shown in the right of Figure 2. The high-level parameters are known to have profound impact to the overall PD flow. Specifically, “CCD” stands for “concurrent clock data optimization”, which is a key feature of ICC2 that optimizes clock and data paths for PPA optimization. Finally, we would like to mention that one of our input features to the LSTM framework is the power estimation made by the commercial tool ICC2. Although it is known that this power estimation made by the tool is not accurate, we reckon that it may act as a baseline for the model to improve from. In this paper, the main objective of PD-LSTM is to provide better end-of-flow power estimations than the commercial tool ICC2 in early design stages.

4 DESIGN OF EXPERIMENTS

4.1 Database Construction

The proposed framework adopts supervised learning, which requires a database to be pre-generated for the model to be trained upon. To build the database, we leverage Synopsys Design Compiler to synthesize RTL into gate-level netlists, and utilize Synopsys ICC2 to perform physical implementations. In this work, we utilize 2 commercial multi-core CPU designs and 5 OpenCore designs to perform the experiments. All the designs are synthesized under TSMC 28nm technology node at their best achievable frequency. For each synthesized netlist, we generate 200 PD implementations by randomly sampling 19 tool parameters as shown in Figure 2. These parameters govern the tool behaviour of various PD stages such as placement, clock tree synthesis (CTS), and routing, which directly impact the final design quality-of-results (QoR).

4.2 Database Analysis

4.2.1 Correlation Analysis. Since the goal of this work is to perform high-fidelity end-of-flow power estimation in early stages of the PD flow, the power estimation from the commercial tool of each intermediate PD stage becomes a natural and meaningful baseline for us. Figure 3 demonstrates a correlation analysis between the tool estimated power value at selected PD stage and the end-of-flow achieved power value. Note that each dot in the figure represents an actual PD implementation. We observe that as moving toward the end of the design flow, the tool provides more accurate power estimations with higher correlation coefficient (Pearson). However, in the early stages of the design flow (e.g., placement), the power estimations of the tool correlate poorly with the final achieved value. This motivates us to build a framework that can provide accurate power estimation in early stages of the design flow.

4.2.2 CCD Parameter Sweeping. As aforementioned, in ICC2, CCD optimization is a key methodology to improve design PPA during many optimization phases throughout the entire design flow. In this work, we select two CCD related parameters: “prepone” and “postpone”, which are numerical numbers denoting the maximum reduction and increment, respectively, of the clock latency to registers. These two values are extremely critical, since the change of clock latency will have a direct impact on clock skew that governs the setup and hold margins of timing paths. Ultimately, the power consumption will be affected by the tightness or looseness of the timing margins. For example, buffer insertion is usually applied to fix timing violations, which inevitably increase the internal power.
Table 1: Initial node features defined for each design instance.

<table>
<thead>
<tr>
<th>feature name</th>
<th>description</th>
</tr>
</thead>
<tbody>
<tr>
<td>min slack</td>
<td>min_data_delay - max_clock_delay</td>
</tr>
<tr>
<td>max slack</td>
<td>max_data_delay - min_clock_delay</td>
</tr>
<tr>
<td>wst output slew</td>
<td>maximum transition of output pin</td>
</tr>
<tr>
<td>wst input slew</td>
<td>maximum transition of input pin</td>
</tr>
<tr>
<td>drv net power</td>
<td>switching power of driving net</td>
</tr>
<tr>
<td>switching power</td>
<td>cell switching power</td>
</tr>
<tr>
<td>int power</td>
<td>cell internal power</td>
</tr>
<tr>
<td>leakage</td>
<td>cell leakage power</td>
</tr>
</tbody>
</table>

Figure 5: Netlist-to-vector encoding using GNNs. The GNN aggregation is performed from \( k = 0 \) (initial features) to \( k = K \) (learned representations) where \( K \) is the number of layers.

The goal of graph representation learning is to obtain a graph embedding vector that accurately characterizes the underlying netlist. GNNs perform graph representation learning through a messaging passing scheme, where the initial representation vector of a node (i.e., a design instance) can be viewed as a message being recursively transformed and passed onto its neighboring nodes. This message passing will capture the structural information of the graph and the complex interactions among nodes.

The GNN module is consisted of a set of neuron layers and each of them is responsible to perform aggregation at a specific level. Figure 5 summarizes the netlist to vector encoding process using GNN, where for each node we recursively aggregate its neighborhood information from previous level \( k \) to obtain the representation in the next level \( k + 1 \). Let \( h^k_v \) denote the representation vector of node \( v \) at level \( k \), and \( h^k_u \) represent the initial features defined in Table 1. Then, following from [2], we design our GNN model to transform the features from level \( k \) to level \( k + 1 \) as:

\[
\begin{align*}
    h^{k-1}_{\text{agg}}(v) &= \text{reduce}\_\text{mean}\left(\{W^{agg}_k h^{k-1}_u\}, \forall u \in N_k(v)\right), \\
    h^k_v &= \sigma\left(W^{proj}_k \cdot \text{concat}\left(\{h^{k-1}_v, h^{k-1}_{\text{agg}}(v)\}\right)\right),
\end{align*}
\]

where \( \sigma \) denotes the sigmoid function, \( N_k(v) \) denotes the neighboring nodes of node \( v \), \( W^{agg}_k \) and \( W^{proj}_k \) denote the aggregation and projection matrices at level \( k \) respectively, which together represent the neuron layer at level \( k \). Finally, after the last transformation at level \( k = K \), we take global mean pooling of \( h^K_v \) across every node in the graph to obtain the final vector \( g_t \) in graph-level at timestep \( t \) (i.e., an intermediate PD stage) as:

\[
g_t = \text{concat}\left(\text{mean}\_\text{pooling}\left(\{h^K_v\}\right), \text{estPower, params}\right),
\]

where \( \text{estPower} \) denotes the commercial tool’s estimation power at the current stage, and \( \text{params} \) represents the tool parameters that the underlying PD implementation explores, which includes both past (i.e., up to timestep \( t \)) and future (i.e., after timestep \( t \)) exploration. The vectors \( \{g_t\}_{t=0}^{T} \) across 8 intermediate PD stages are further taken as the inputs of the downstream LSTM framework.

5.3 PD Sequential Modeling using LSTM

Since PD is a sequential process where the output of an intermediate stage is the input of the next stage, the encoded graph vectors \( \{g_t\}_{t=0}^{T} \) are highly related with each other. Therefore, in this work,
we leverage a LSTM network [3] to model such dependency by considering the encoded vectors across various stages as time-domain dependent information. Figure 6 demonstrates the detailed architecture of our framework PD-LSTM. Combined with the GNN model presented above, here, we present an end-to-end framework that leverages LSTM architecture to predict end-of-flow total power value at each timestep \( t \) based on the encoded graph vectors.

Basically, the LSTM network is a variant of recurrent neural networks (RNNs) that has a backward connection. That is, at each timestep \( t \), the LSTM network will receive not only the inputs from the current time step, but also the outputs from the previous timestep \( t-1 \) as shown in Figure 6. Note that since at the beginning there is no previous output, the state vector is usually set to 0. The key idea of LSTM is that the network possesses long-term and short-term memories to learn about which information to be disposed of and which to be kept track of. Specifically, a LSTM cell is consisted of three gates, which are input gate \( i \), forget gate \( f \), and output gate \( o \) subject to a timestep \( t \). Given an input sequence \( g_t \), the LSTM performs the encoding procedure as follows

\[
\begin{align*}
    i_t &= \sigma(W_i \cdot [s_{t-1}, x_t] + b_i), \\
    f_t &= \sigma(W_f \cdot [s_{t-1}, x_t] + b_f), \\
    o_t &= \sigma(W_o \cdot [s_{t-1}, x_t] + b_o), \\
    c_t &= f_t \odot c_{t-1} + i_t \odot \tilde{c}_t, \\
    s_t &= o_t \odot \tanh(c_t),
\end{align*}
\]

where \( \{W\} \) and \( \{b\} \) denote the weights and biases, \( \sigma \) denotes the sigmoid activation function, \( s_{t-1} \) denotes the output from the previous time step, and \( \odot \) denotes the element-wise multiplication. As shown in Figure 6, unlike previous work [9] that trains the LSTM framework to predict the target value only at the final time step, in this work, our LSTM model outputs a prediction representing the end-of-flow total power estimation at every time step. Finally, in this work, we take the mean-squared-error (MSE) as the loss function to train the model. Note that the proposed framework PD-LSTM is end-to-end differentiable, which means the parameters in both GNN module and the LSTM network are jointly updated in the same computational graph by optimizing the MSE at each timestep \( t \) through a gradient descent optimizer.

### 6 EXPERIMENTAL RESULTS

In this section, we demonstrate the achievements of our PD-LSTM framework, which is implemented in Python3 and the PyTorch library. Specifically, we validate our framework on two commercial multi-core CPU designs and five OpenCore benchmarks with a train/test split ratio of 4:3. As aforementioned, for each design, we generate 200 complete PD implementations by randomly sampling the parameters shown in Figure 2. The characteristics of these designs after synthesizing under TSMC 28nm are shown in Table 2.

#### 6.1 GNN Netlist Encoding Results

Graph encoding is the key to the success of the proposed PD-LSTM framework. Here, we leverage the t-distributed stochastic neighboring embedding [10] (t-SNE) algorithm to visualize the embedding results in \( \mathbb{R}^2 \). The visualization results are shown in Figure 7. In Figure 7 (a), for each unseen design, we concatenate the encoded graph vector of each modeling stage and utilize t-SNE to visualize the concatenated vector (128 + 8 dimensions) in \( \mathbb{R}^2 \). As for Figure 7 (b), within the AES benchmark, we visualize the distribution of the encoded graph vector in 128 dimensions extracted from four selected modeling stages. In the figure, we observe that our GNN module.

![Figure 6: Architecture of the proposed PD-LSTM framework.](image)

![Figure 7: t-SNE visualization of GNN netlist encoding.](image)
not only clearly differentiates the characteristics of different designs, but also comprehends features from various modeling stages. Hence, we conclude that the proposed GNN model is generalizable.

6.2 Sequential Learning Results

Figure 8 demonstrates the training loss iteration of the selected modeling stages. We observe that the losses of early design stages require more iterations to reach convergence. Table 3 demonstrates the prediction results of the proposed PD-LSTM framework on the unseen netlists that are not utilized in the training process. In this work, our PD-LSTM has 8 modeling stages and for each stage, the framework will output an end-of-flow power estimation as ICC2. NRMSE denotes the normalized root-mean-squared error and is calculated by normalizing the RMSE that inherently comes with a “unit” (e.g., mW) by the difference between the maximum and minimum ground truth values (i.e., $NRMSE = \frac{RMSE}{\text{power}_{\text{max}} - \text{power}_{\text{min}}}$). NRMSE is a popular comparison metric that removes the effect of unit scale. As shown in the table, we observe that the predictions made by PD-LSTM consistently outperform the ones made by ICC2 starting from early stages of the design flow in terms of correlation coefficient (CC), which directly proves that the proposed framework delivers better end-of-flow total power estimation. Finally, as moving closer to the end of the design flow, we see that the power predictions become more accurate for both ICC2 and the proposed framework. This is expected because with more features collected from later stages of the design flow, ML models are expected to make better predictions in terms of fidelity and correlation.

7 CONCLUSION AND FUTURE WORK

In this paper, we have proposed PD-LSTM, a flow-based framework that leverages graph learning and sequential modeling to perform end-of-flow total power estimation starting from early PD stages. The proposed framework consistently demonstrates better power estimation results across various intermediate modeling stages than the reference commercial PD tool ICC2. In spite of the superior prediction results achieved, in the future, we aim to explore the possibilities to leverage PD-LSTM to perform on-the-fly PPA optimization by dynamically searching for optimized parameters.

REFERENCES


Table 3: PD-LSTM end-of-flow prediction results on “unseen” designs. CC denotes the Pearson correlation coefficient. NRMSE denotes the accuracy of our model. All metrics are computed against end-of-flow total power values.

<table>
<thead>
<tr>
<th>PD stage (avg time)</th>
<th>unseen design</th>
<th>NRMSE (%)</th>
<th>ICC2 CC</th>
<th>our CC</th>
</tr>
</thead>
<tbody>
<tr>
<td>initial place (3%)</td>
<td>CPU-B 29.8</td>
<td>0.42</td>
<td>0.46</td>
<td></td>
</tr>
<tr>
<td></td>
<td>AES 24.7</td>
<td>0.26</td>
<td>0.5</td>
<td></td>
</tr>
<tr>
<td></td>
<td>LDPC 21.2</td>
<td>0.18</td>
<td>0.37</td>
<td></td>
</tr>
<tr>
<td>initial drc (4%)</td>
<td>CPU-B 22.1</td>
<td>0.43</td>
<td>0.58</td>
<td></td>
</tr>
<tr>
<td></td>
<td>AES 28.6</td>
<td>0.25</td>
<td>0.52</td>
<td></td>
</tr>
<tr>
<td></td>
<td>LDPC 27.3</td>
<td>0.18</td>
<td>0.38</td>
<td></td>
</tr>
<tr>
<td>initial opt (7%)</td>
<td>CPU-B 18.5</td>
<td>0.42</td>
<td>0.72</td>
<td></td>
</tr>
<tr>
<td></td>
<td>AES 12.1</td>
<td>0.32</td>
<td>0.68</td>
<td></td>
</tr>
<tr>
<td></td>
<td>LDPC 12.9</td>
<td>0.31</td>
<td>0.66</td>
<td></td>
</tr>
<tr>
<td>final place (22%)</td>
<td>CPU-B 11.2</td>
<td>0.45</td>
<td>0.81</td>
<td></td>
</tr>
<tr>
<td></td>
<td>AES 9.5</td>
<td>0.35</td>
<td>0.86</td>
<td></td>
</tr>
<tr>
<td></td>
<td>LDPC 9.2</td>
<td>0.52</td>
<td>0.72</td>
<td></td>
</tr>
<tr>
<td>build clock (6%)</td>
<td>CPU-B 8.2</td>
<td>0.41</td>
<td>0.89</td>
<td></td>
</tr>
<tr>
<td></td>
<td>AES 7.1</td>
<td>0.47</td>
<td>0.9</td>
<td></td>
</tr>
<tr>
<td></td>
<td>LDPC 8.7</td>
<td>0.43</td>
<td>0.88</td>
<td></td>
</tr>
<tr>
<td>route clock (7%)</td>
<td>CPU-B 5.9</td>
<td>0.42</td>
<td>0.94</td>
<td></td>
</tr>
<tr>
<td></td>
<td>AES 6.4</td>
<td>0.76</td>
<td>0.92</td>
<td></td>
</tr>
<tr>
<td></td>
<td>LDPC 5.8</td>
<td>0.74</td>
<td>0.93</td>
<td></td>
</tr>
<tr>
<td>clock opt (12%)</td>
<td>CPU-B 5.2</td>
<td>0.65</td>
<td>0.95</td>
<td></td>
</tr>
<tr>
<td></td>
<td>AES 5.4</td>
<td>0.96</td>
<td>0.96</td>
<td></td>
</tr>
<tr>
<td></td>
<td>LDPC 3.9</td>
<td>0.92</td>
<td>0.95</td>
<td></td>
</tr>
<tr>
<td>route auto (8%)</td>
<td>CPU-B 4.1</td>
<td>0.75</td>
<td>0.98</td>
<td></td>
</tr>
<tr>
<td></td>
<td>AES 5.3</td>
<td>0.96</td>
<td>0.97</td>
<td></td>
</tr>
<tr>
<td></td>
<td>LDPC 3.7</td>
<td>0.94</td>
<td>0.97</td>
<td></td>
</tr>
</tbody>
</table>

*remaining routing optimization stages take 31% of runtime.